

Product Overview

NSD12409-Q1 is a 90mΩ 2 channel low-side switch with 48V clamp voltage for automotive applications. It's designed for driving resistive or inductive loads with one side connected to the battery. Internal 48V clamp circuit protects device from surge energy when fast demagnetization at turn-off.

With internal output current limitation, the device is protected in overload condition. Built-in thermal shutdown protects the chip from over-temperature and short-circuit. A thermal swing mechanism is built to limit dissipated power to decelerate power accumulation. Thermal shutdown, with automatic restart, allows the devices to recover normal operation as soon as a fault condition disappears.

An internal diagnose function is built to indicate any faults when thermal shutdown through an open-drain status output pin. This device operates in ambient temperatures from -40°C to 125°C.

Key Features

- AEC-Q100 (Grade 1) qualified for auto-motive application
- Drain current limitation: 8A
- 48V overvoltage clamp
- Thermal shutdown protection
- Thermal swing protection
- Fault diagnostic block
 - Thermal shutdown diagnosis
- Very low standby current
- Very low electromagnetic susceptibility
- ESD protection
- RoHS & REACH Compliance

Applications

- Automotive Relays
- Valves
- Solenoid drivers
- Lighting

Device Information

Part Number	Package	Body Size
NSD12409-Q1SPR	SO-8	4.9mm X 3.9mm

Typical Application




Figure 0.1 NSD12409-Q1 Typical Application

INDEX

1. PIN CONFIGURATION AND FUNCTIONS	3
2. BLOCK DIAGRAM	3
3. ABSOLUTE MAXIMUM RATINGS	4
4. ESD RATINGS	4
5. THERMAL INFORMATION	4
6. SPECIFICATIONS	5
6.1. ELECTRICAL CHARACTERISTICS	5
6.2. TYPICAL PERFORMANCE CHARACTERISTICS	6
6.2.1. True table	6
6.2.2. Switching characteristics	6
7. PROTECTIONS	7
7.1. CURRENT LIMITATION	7
7.2. THERMAL SHUTDOWN AND THERMAL SWING	7
8. APPLICATION INFORMATION	7
8.1. MCU I/O PROTECTION	8
8.2. THE VALUE OF STATUS PULLS UP RESISTOR	8
9. PACKAGE INFORMATION	9
9.1. SO-8 PACKAGE INFORMATION	9
9.2. SO-8 PACKAGING INFORMATION	10
10. ORDERING INFORMATION	11
11. REVISION HISTORY	11

1. Pin Configuration and Functions

VDD1/IN1	1	●	8	DRAIN1
STATUS1	2		7	SOURCE1
VDD2/IN2	3		6	DRAIN2
STATUS2	4		5	SOURCE2

Figure 1.1 NSD12409-Q1 Pinout

Table 1.1 SO-8 Pin Configuration and Description

PIN NO.	SYMBOL	FUNCTION
1,3	VDD1,2/IN1,2	Voltage controlled input pin with hysteresis, CMOS compatible. They control output switch state
2,4	STATUS1,2	Open drain digital diagnostic pin
8,6	DRAIN1,2	PowerMOS drain
7,5	SOURCE1,2	PowerMOS source and ground reference for the control section

2. Block diagram




Figure 2.1 NSD12409-Q1 Block diagram

3. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit
Drain-Source Voltage	V_{DS}			Internally clamped	V
DC Drain Current	I_D			Thermal limited	A
VDD/INPUT Pin Current	I_{IN}	-1		10	mA
STATUS Pin Current	I_{STAT}	-1		10	mA
Junction Temperature	T_J	-40		150	°C
Storage Temperature	T_{stg}	-55		150	°C
Single pulse avalanche energy (L = 3mH; $T_J = 150\text{ °C}$; $R_L = 0$; $I_{OUT} = I_{lim}$)	E_{AS}			50	mJ

4. ESD ratings

Parameters	Symbol	Value	Unit
V(ESD) Electrostatic discharge	Human-body model, per AEC-Q100-002-RevD , $V_{ESD-HBM}$	±4000	V
	Charged-device model, per AEC-Q100-011-RevB , $V_{ESD-CDM}$	±750	V

5. Thermal Information

Parameters	Symbol	SO-8	Unit
Junction-to-ambient Thermal Resistance	θ_{JA}	75.4	°C/W
Junction-to-top characterization parameter	ψ_{JT}	4	°C/W
Junction-to-case (top) thermal resistance	$\theta_{JC (top)}$	23.8	°C/W

The thermal data is based on the JEDEC standard high-K profile, JESD 51-7, four layers board.

6. Specifications

6.1. Electrical Characteristics

(V_{DD} = V_{IN} = 4.5 V to 5.5 V, T_J = -40°C to 150°C. Unless otherwise noted.)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power MOSFET						
ON-state resistance	R _{ON}		90		mΩ	I _D = 1.6 A; T _J = 25°C; V _{DD} = V _{IN} = 5 V
				180	mΩ	I _D = 1.6 A; T _J = 150°C; V _{DD} = V _{IN} = 5 V
Drain-source clamp voltage	V _{CLAMP}	46	48	56	V	V _{IN} = 0V, I _D = 1.6 A
Drain-source clamp threshold voltage	V _{CLTH}	40			V	V _{IN} = 0V, I _D = 2 mA
OFF-state output current	I _{DSS}	0		3	μA	V _{IN} = 0 V; V _{DS} = 13 V; T _J = 25°C
		0		5	μA	V _{IN} = 0 V; V _{DS} = 13 V; T _J = 125°C
Body diode forward voltage	V _{BD}		0.8		V	I _D = 1.6 A; V _{IN} = 0 V
Input section						
Supply current from input pin	I _{ISS}		25	65	μA	ON-state; V _{DD} =V _{IN} = 5 V; V _{DS} = 0 V
Input clamp voltage	V _{ICL}	5.5		8	V	I _{ICL} = 1 mA
			-0.7			I _{ICL} = -1 mA
Input threshold voltage	V _{INTH}	1		3.5	V	V _{DS} = V _{IN} ; I _D = 1 mA
Status indicator						
Status low output voltage	V _{STAT}			0.5	V	I _{STAT} = 1 mA
Status leakage current	I _{LSTAT}			10	μA	V _{STAT} = 5 V
Status pin input capacitance	C _{STAT}			100	pF	V _{STAT} = 5 V
Status clamp voltage	V _{STCL}	5.5		8	V	I _{STAT} = 1 mA
			-0.7			I _{STAT} = -1 mA
Switching characteristics						
Turn-on delay time	t _{d(ON)}		6		μs	R _L = 8.2 Ω, V _{CC} = 13V
Turn-off delay time	t _{d(OFF)}		11		μs	R _L = 8.2 Ω, V _{CC} = 13V
Rise time	t _r		5.7		μs	R _L = 8.2 Ω, V _{CC} = 13V
Fall time	t _f		4.5		μs	R _L = 8.2 Ω, V _{CC} = 13V
Switching energy losses at turn-on	W _{ON}		17		μJ	R _L = 8.2 Ω, V _{CC} = 13V

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Switching energy losses at turn-off	W_{OFF}		38		μJ	$R_L = 8.2 \Omega, V_{CC} = 13V$
Protection and diagnostics						
DC short-circuit current	I_{lim}	5.5	8	10.5	A	$V_{DS} = 13 V, V_{DD} = V_{IN} = 5V$
Shutdown temperature	T_{TSD}	150	175	200	$^{\circ}C$	
Reset temperature	T_R	$T_{RS} + 1$	$T_{RS} + 5$		$^{\circ}C$	
Thermal reset of STATUS	T_{RS}	135			$^{\circ}C$	
Thermal hysteresis ($T_{TSD} - T_R$)	T_{HYST}		7		$^{\circ}C$	
Dynamic temperature	ΔT_J		40		K	$T_J = -40^{\circ}C, V_{CC} = 13V$
Dynamic temperature hysteresis	$\Delta T_{J(HYS)}$		15		K	

6.2. Typical Performance Characteristics

6.2.1. True table

Conditions	Input	Drain	Status
Normal operation	L	H	H
	H	L	H
Current limitation	L	H	H
	H	X	H
Over-temperature limitation	L	H	H
	H	H	L
VDD under-voltage	L	H	X
	H	H	X

6.2.2. Switching characteristics




Figure 6.2.2 NSD12409-Q1 Switching Characteristics

7. Protections

7.1. Current Limitation

NSD12409-Q1 has current limitation to protect the silicon and bonding wire in case of overload or short circuit to battery.

7.2. Thermal shutdown and thermal swing

This device has both absolute and dynamic temperature protection. There are two thermal sensors on the controller and the MOSFET, the one on the MOSFET is the hottest and another one on the controller is the coldest. The absolute temperature protection is to shut down the MOSFET when the hottest junction temperature exceeds the T_{TSD} , and the dynamic temperature protection is also to shut down the MOSFET when the temperature difference between the hottest and the coldest exceeds ΔT_J .

8. Application information




Figure 8.1 NSD12409-Q1SPR application schematic

8.1. MCU I/O protection

NSD12409 has Zener diodes inside for ESD protection and the intrinsic NPN parasitic bipolar, so that resistors for protection are necessary in series with the digital inputs to limit the current to protect MCU I/Os during transient and reverse battery conditions.

The value of resistors for protection can be calculated by the formula as shown below:

$$\frac{0.7}{I_{latchup}} \leq R_{prot} \leq \frac{V_{MCU_OUT} - V_{IH}}{I_{IHmax}}$$

Where $I_{latchup}$ is the MCU I/O latch up current, V_{MCU_OUT} is the output voltage of MCU I/O, V_{IH} is the High-level input voltage of NSD12409, I_{IH} is the High-level input current.

Let: $I_{latchup} \geq 20\text{mA}$; $V_{MCU_OUT} \geq 4.5\text{V}$, so $35\Omega \leq R_{prot} \leq 15\text{k}\Omega$, the recommended value is $1\text{k}\Omega$.

8.2. The value of STATUS pulls up resistor

Because the STATUS pin is open drain output, a pull up resistor is needed to fix the high voltage during normal operation. When the fault occurs, the voltage level of STATUS is pulled down by the internal MOSFET on. The value of pull up resistor can be calculated by the formula as shown below:


$$\left(\frac{V_{pull-up}}{V_{OL}} - 1\right) \cdot R_{on} < R_{pull-up} < \frac{V_{pull-up} - V_{OH}}{I_{leak}}$$

Where V_{pullup} is the minimum of pull-up supply, V_{OL} is the maximum of MCU logic low, R_{on} is the on resistance of the MOSFET of STATUS pin, V_{OH} is the minimum of MCU logic high, I_{leak} is the maximum leakage current of STATUS pin.


Let: $V_{pullup} = 4.5\text{V}$; $R_{on} = V_{STAT}/I_{STAT} = 500\Omega$, $V_{OL} = 0.9\text{V}$; $V_{OH} = 2.1\text{V}$; $I_{leak} = 10\mu\text{A}$, so $2\text{k}\Omega \leq R_{pullup} \leq 240\text{k}\Omega$.

9. Package Information

9.1. SO-8 package information



9.2. SO-8 packaging information



10. Ordering Information

Part Number	Package	MSL	SPQ
NSD12409-Q1SPR	SO-8	3	2500
Note: All packages are ROHS compliant with peak reflow temperature of 260°C according to the JEDEC industry standard classifications and peak solder temperature.			

11. Revision History

Revision	Description	Date
1.0	Initial version	2024/1/30
1.1	Change the ESD writing format	2024/4/18
1.2	Update the titles of graphs and tables	2024/5/8

IMPORTANT NOTICE

The information given in this document (the “Document”) shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party’s intellectual property rights.

Users of this Document shall be solely responsible for the use of NOVOSENSE’s products and applications, and for the safety thereof. Users shall comply with all laws, regulations and requirements related to NOVOSENSE’s products and applications, although information or support related to any application may still be provided by NOVOSENSE.

This Document is provided on an “AS IS” basis, and is intended only for skilled developers designing with NOVOSENSE’ products. NOVOSENSE reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided without notice. NOVOSENSE authorizes users to use this Document exclusively for the development of relevant applications or systems designed to integrate NOVOSENSE’s products. No license to any intellectual property rights of NOVOSENSE is granted by implication or otherwise. Using this Document for any other purpose, or any unauthorized reproduction or display of this Document is strictly prohibited. In no event shall NOVOSENSE be liable for any claims, damages, costs, losses or liabilities arising out of or in connection with this Document or the use of this Document.

For further information on applications, products and technologies, please contact NOVOSENSE (www.novosns.com).

Suzhou NOVOSENSE Microelectronics Co., Ltd